Approaches to Stand-alone Verification of Multicore Microprocessor Caches
نویسندگان
چکیده
منابع مشابه
A Software Approach to Unifying Multicore Caches
Multicore chips will have large amounts of fast on-chip cache memory, along with relatively slow DRAM interfaces. The onchip cache memory, however, will be fragmented and spread over the chip; this distributed arrangement is hard for certain kinds of applications to exploit efficiently, and can lead to needless slow DRAM accesses. First, data accessed from many cores may be duplicated in many c...
متن کاملPaging for Multicore (CMP) Caches
In the last few years, multicore processors have become the dominant processor architec-ture. While cache eviction policies have been widely studied both in theory and practice forsequential processors, in the case in which various simultaneous processes use a shared cachethe performance of even the most common eviction policies is not yet fully understood, nor dowe know if curr...
متن کاملStatic Energy Reduction Techniques for Microprocessor Caches
Microprocessor performance has been improved by increasing the capacity of on-chip caches. However, the performance gain comes at the price of increased static energy consumption due to subthreshold leakage current. This paper compares three techniques for reducing static energy consumption in on-chip level-1 and level-2 caches. One technique employs low-leakage transistors in the memory cell. ...
متن کاملStatic Energy Reduction Techniques in Microprocessor Caches
Managing power and energy consumption has become a primary consideration for microprocessor design. This report examines the effect of technology scaling on static power and energy dissipation and evaluates three techniques to reduce static energy in primary and secondary microprocessor caches. We examine the energy and performance tradeoffs associated with each technique and present the leakag...
متن کاملCounter-Based Approaches for Efficient WCET Analysis of Multicore Processors with Shared Caches
To enable hard real-time systems to take advantage of multicore processors, it is crucial to obtain the worst-case execution time (WCET) for programs running on multicore processors. However, this is challenging and complicated due to the inter-thread interferences from the shared resources in a multicore processor. Recent research used the combined cache conflict graph (CCCG) to model and comp...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Proceedings of the Institute for System Programming of the RAS
سال: 2016
ISSN: 2079-8156,2220-6426
DOI: 10.15514/ispras-2016-28(3)-10